



SBOS312B - JULY 2004 - REVISED DECEMBER 2004

# **Stereo Audio Volume Control**

## **FEATURES**

DIGITALLY-CONTROLLED ANALOG VOLUME CONTROL:

Two Independent Audio Channels **Serial Control Interface Zero Crossing Detection Mute Function** 

- **WIDE GAIN AND ATTENUATION RANGE:** +31.5dB to -95.5dB with 0.5dB Steps
- LOW NOISE AND DISTORTION: 120dB Dynamic Range 0.0003% THD+N at 1kHz
- LOW INTERCHANNEL CROSSTALK: -126dBFS
- **NOISE-FREE LEVEL TRANSITIONS**
- POWER SUPPLIES: ±15V Analog, +5V Digital
- **AVAILABLE IN SOL-16 PACKAGE**
- PIN-FOR-PIN COMPATIBLE WITH THE **PGA2310**

#### APPLICATIONS

- **AUDIO AMPLIFIERS**
- **MIXING CONSOLES**
- MULTI-TRACK RECORDERS
- **BROADCAST STUDIO EQUIPMENT**
- MUSICAL INSTRUMENTS
- **EFFECTS PROCESSORS**
- A/V RECEIVERS
- **CAR AUDIO SYSTEMS**

# DESCRIPTION

The PGA2320 is a high-performance, stereo audio volume control designed for professional and high-end consumer audio systems. The ability to operate from ±15V analog power supplies enables the PGA2320 to process input signals with large voltage swings, thereby preserving the dynamic range available in the overall signal path. Using high performance operational amplifier stages internal to the PGA2320 yields low noise and distortion, while providing the capability to drive  $600\Omega$  loads directly without buffering. The three-wire serial control interface allows for connection to a wide variety of host controllers, in addition to support for daisy-chaining of multiple PGA2320 devices.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

VD+  Analog input voltage  Digital input voltage  Operating temperature range  Storage temperature range  Junction temperature	PGA2320	UNIT		
	V <sub>A</sub> +	+15.5	V	
Supply voltage $V_{A-}$ $V_{D+}$	V <sub>A</sub> -	-15.5	V	
	V <sub>D</sub> +	+5.5		
Analog input voltage		0 to V <sub>A</sub> +, V <sub>A</sub> -	V	
Digital input voltage		−0.3 to V <sub>D</sub> +	V	
Operating temperature range		-40 to +85	°C	
Storage temperature range		-65 to +150	°C	
Junction temperature		+150	°C	
Lead temperature (soldering, 10s)		+300	°C	
Package temperature (IR, reflo	v, 10s)	+235	°C	

<sup>(1)</sup> Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

#### PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.




# **ELECTRICAL CHARACTERISTICS**

 $At\ T_A=+25^{\circ}C,\ V_A+=+15V,\ V_A-=-15V,\ V_D+=+5V,\ R_L=100k\Omega,\ C_L=20pF,\ BW\ measure=20Hz\ to\ 20kHz,\ unless\ otherwise\ noted.$ 

			PGA2320					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
DC CHARACTERISTICS								
Step Size			0.5		dB			
Gain Error	Gain Setting = 31.5dB		±0.1		dB			
Gain Matching	-		±0.1		dB			
Input Resistance			12		kΩ			
Input Capacitance			18		pF			
AC CHARACTERISTICS					·			
THD+N	V <sub>IN</sub> = 10V <sub>PP</sub> , f = 1kHz		0.0003	0.001	%			
Dynamic Range	V <sub>IN</sub> = AGND, Gain = 0dB	115	120		dB			
Voltage Range, Input and Output	nv - ,	(V <sub>A</sub> -) + 0.86		(V <sub>A</sub> +) – 0.86	V			
Output Noise	V <sub>IN</sub> = AGND, Gain = 0dB	('A')'	10.5	17.5	μVRMS			
Interchannel Crosstalk	f = 1kHz		-126		dBFS			
OUTPUT BUFFER	1 - 110 12		120		ubi o			
Offset Voltage	V <sub>IN</sub> = AGND, Gain = 0dB		1	7.5	mV			
Load Capacitance Stability	VIII - 7.0.40, Odin - 000		1000	7.5	pF			
Short-Circuit Current			75		mA			
Unity-Gain Bandwidth, Small Signal			1		MHz			
DIGITAL CHARACTERISTICS			ļ.		IVII IZ			
High-Level Input Voltage, VIH		+2.0		\/=	V			
Low-Level Input Voltage, VIL		-0.3		VD+	V			
	L- 200A			0.8				
High-Level Output Voltage, VOH	$I_{O} = 200\mu A$	(V <sub>D</sub> +) – 1.0			V			
Low-Level Output Voltage, VOL	$I_{O} = -2mA$			0.4	V			
Input Leakage Current			1	10	μΑ			
SWITCHING CHARACTERISTICS		_						
Serial Clock (SCLK) Frequency	tsclk	0		6.25	MHz			
Serial Clock (SCLK) Pulse Width Low	<sup>t</sup> PH	80			ns			
Serial Clock (SCLK) Pulse Width	tpL	80			ns			
High		0.0						
MUTE Pulse Width Low	tMI	2.0			ms			
Input Timing								
SDI Setup Time	tSDS	20			ns			
SDI Hold Time	<sup>t</sup> SDH	20			ns			
CS Falling to SCLK Rising	tCSCR	90			ns			
SCLK Falling to CS Rising	tCFCS	35			ns			
Output Timing								
CS Low to SDO Active	t <sub>CSO</sub>			35	ns			
SCLK Falling to SDO Data Valid	<sup>t</sup> CFDO			60	ns			
POWER SUPPLY								
Operating Voltage					1			
V <sub>A</sub> +		+4.5	+15	+15.5	V			
V <sub>A</sub> -		-4.5	-15	-15.5	V			
V <sub>D</sub> +		+4.5	+5	+5.5	V			
Quiescent Current					1			
I <sub>A</sub> +	$V_A + = +15V$		11	16	mA			
IA-	V <sub>A</sub> -=-15V		11	16	mA			
I <sub>D</sub> +	$V_{D}$ + = +5 $V$		0.6	1.5	mA			



## **PIN CONFIGURATION**




## **PIN ASSIGNMENTS**


PIN	NAME	FUNCTION
1	ZCEN	Zero Crossing Enable Input (Active High)
2	CS	Chip-Select Input (Active Low)
3	SDI	Serial Data input
4	VD+	Digital Power Supply, +5V
5	DGND	Digital Ground
6	SCLK	Serial Clock Input
7	SDO	Serial Data Output
8	MUTE	Mute Control Input (Active Low)
9	$V_{IN}R$	Analog Input, Right Channel
10	AGNDR	Analog Ground, Right Channel
11	$V_{OUT}R$	Analog Output, Right Channel
12	V <sub>A</sub> +	Analog Power Supply, +15V
13	V <sub>A</sub> -	Analog Power Supply, –15V
14	VouTL	Analog Output, Left Channel
15	AGNDL	Analog Ground, Left Channel
16	$V_{IN}L$	Analog Input, Left Channel





## **TYPICAL CHARACTERISTICS**


 $At\ T_A = +25^{\circ}C,\ V_A + = +15V,\ V_A - = -15V,\ V_D + = +5V,\ R_L = 100k\Omega,\ C_L = 20pF,\ BW\ measure = 20Hz\ to\ 20kHz,\ unless\ otherwise\ noted.$ 

















## **TYPICAL CHARACTERISTICS (continued)**

 $At\ T_A=+25^{\circ}C,\ V_A+=+15V,\ V_A-=-15V,\ V_D+=+5V,\ R_L=100k\Omega,\ C_L=20pF,\ BW\ measure=20Hz\ to\ 20kHz,\ unless\ otherwise\ noted.$ 





# **GENERAL DESCRIPTION**

The PGA2320 is a stereo audio volume control. It may be used in a wide array of professional and consumer audio equipment. The PGA2320 is fabricated in a mixed-signal BiCMOS process in order to take advantage of the superior analog characteristics that the process offers.

The heart of the PGA2320 is a resistor network, an analog switch array, and a high-performance bipolar op amp stage. The switches are used to select taps in the resistor network that, in turn, determine the gain of the amplifier stage. Switch selections are programmed using a serial control port. The serial port allows connection to a wide variety of host controllers. Figure 1 shows a functional block diagram of the PGA2320.

# **POWER-UP STATE**

On power up, all internal flip-flops are reset. The gain byte value for both the left and right channels are set to  $00_{HEX}$ , or mute condition. The gain will remain at this setting until the host controller programs new settings for each channel via the serial control port.

# ANALOG INPUTS AND OUTPUTS

The PGA2320 includes two independent channels, referred to as the left and right channels. Each channel has a corresponding input and output pin. The input and output pins are unbalanced, or referenced to analog ground (either AGNDR or AGNDL). The inputs are named  $V_{IN}R$  (pin 9) and  $V_{IN}L$  (pin 16), while the outputs are named  $V_{OUT}R$  (pin 11) and  $V_{OUT}L$  (pin 14).

It is important to drive the PGA2320 with a low source impedance. If a source impedance of greater than  $600\Omega$  is used, the distortion performance of the PGA2320 will begin to degrade.




Figure 1. PGA2320 Block Diagram



# SERIAL CONTROL PORT

The serial control port is utilized to program the gain settings for the PGA2320. The serial control port includes three input pins and one output pin. The inputs include  $\overline{\text{CS}}$  (pin 2), SDI (pin 3), and SCLK (pin 6). The sole output pin is SDO (pin 7).

The  $\overline{\text{CS}}$  pin functions as the chip select input. Data may be written to the PGA2320 only when  $\overline{\text{CS}}$  is low. SDI is the serial data input pin. Control data is provided as a 16-bit word at the SDI pin, 8 bits each for the left and right channel

gain settings. Data is formatted as MSB first, straight binary code. SCLK is the serial clock input. Data is clocked into SDI on the rising edge of SCLK.

SDO is the serial data output pin, and is used when daisy-chaining multiple PGA2320 devices. Daisy-chain operation is described in detail later in this section. SDO is a tristate output, and assumes a high impedance state when  $\overline{\text{CS}}$  is high.

The protocol for the serial control port is shown in Figure 2. See Figure 3 for detailed timing specifications of the serial control port.




Figure 2. Serial Interface Protocol



# **GAIN SETTINGS**

The gain for each channel is set by its corresponding 8-bit code, either R[7:0] or L[7:0]; see Figure 2. The gain code data is straight binary format. If we let N equal the decimal equivalent of R[7:0] or L[7:0], then the following relationships exist for the gain settings:

#### For N = 0:

Mute Condition. The input multiplexer is connected to analog ground (AGNDR or AGNDL).

#### For N = 1 to 255:

Gain (dB) = 
$$31.5 - [0.5 \cdot (255 - N)]$$

This results in a gain range of +31.5dB (with N = 255) to -95.5dB (with N = 1).

Changes in gain setting may be made with or without zero crossing detection. The operation of the zero crossing detector and timeout circuitry is discussed later in this data sheet.




Figure 3. Serial Interface Timing Requirements



# DAISY-CHAINING MULTIPLE PGA2320 DEVICES

In order to reduce the number of control signals required to support multiple PGA2320 devices on a printed circuit board, the serial control port supports daisy-chaining of multiple PGA2320 devices. Figure 4 shows the connection requirements for daisy-chain operation. This arrangement allows a three-wire serial interface to control many PGA2320 devices.

As shown in Figure 4, the SDO pin from device #1 is connected to the SDI input of device #2, and is repeated for additional devices. This configuration in turn forms a large shift register, in which gain data may be written for all PGA2320s connected to the serial bus. The length of the shift register is 16 x N bits, where N is equal to the number of PGA2320 devices included in the chain. The CS input must remain low for 16 x N SCLK periods, where N is the number of devices connected in the chain, in order to allow enough SCLK cycles to load all devices.

# ZERO CROSSING DETECTION

The PGA2320 includes a zero crossing detection function that can provide for noise-free level transitions. The concept is to change gain settings on a zero crossing of the input signal, thus minimizing audible glitches. This function is enabled or disabled using the ZCEN input (pin 1). When ZCEN is low, zero crossing detection is disabled. When ZCEN is high, zero crossing detection will be enabled.

The zero crossing detection takes effect with a change in gain setting for a corresponding channel. The new gain setting will not be latched until either two zero crossings are detected, or a timeout period of 16ms has elapsed without detecting two zero crossings. In the case of a timeout, the new gain setting takes effect with no attempt to minimize audible artifacts.




Figure 4. Daisy-Chaining Multiple PGA2320 Devices



# **MUTE FUNCTION**

The PGA2320 includes a mute function. This function may be activated by either the  $\overline{\text{MUTE}}$  input (pin 8), or by setting the gain byte value for one or both channels to  $00_{\text{HEX}}$ . The  $\overline{\text{MUTE}}$  pin may be used to mute both channels, while the gain setting may be used to selectively mute the left and right channels. Muting is accomplished by switching the input multiplexer to analog ground (AGNDR or AGNDL) with zero crossing enabled.

The  $\overline{\text{MUTE}}$  pin is active low. When  $\overline{\text{MUTE}}$  is low, each channel will be muted following the next zero crossing event or timeout that occurs on that channel. If  $\overline{\text{MUTE}}$  becomes active while  $\overline{\text{CS}}$  is also active, the mute will take effect once the  $\overline{\text{CS}}$  pin goes high. When the  $\overline{\text{MUTE}}$  pin is high, the PGA2320 operates normally, with the mute function disabled.

# **APPLICATIONS INFORMATION**

This section includes additional information that is pertinent to designing the PGA2320 into an end application.

#### RECOMMENDED CONNECTION DIAGRAM

Figure 5 depicts the recommended connections for the PGA2320. Power-supply bypass capacitors should be placed as close to the PGA2320 package as physically possible.




Figure 5. Recommended Connection Diagram



# PRINTED CIRCUIT BOARD LAYOUT GUIDELINES

It is recommended that the ground planes for the digital and analog sections of the printed circuit board (PCB) be separate from one another. The planes should be connected at a single point. Figure 6 shows the recommended PCB floor plan for the PGA2320.

The PGA2320 is mounted so that it straddles the split between the digital and analog ground planes. Pins 1 through 8 are oriented to the digital side of the board, while pins 9 through 16 are on the analog side of the board.




Figure 6. Typical PCB Layout Floor Plan

www.ti.com 2-Nov-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PGA2320IDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PGA2320I	Samples
PGA2320IDWG4	ACTIVE	SOIC	DW	16	40	TBD	Call TI	Call TI	-40 to 85		Samples
PGA2320IDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PGA2320I	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 2-Nov-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 2-Nov-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PGA2320IDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 2-Nov-2023



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	PGA2320IDWR	SOIC	DW	16	2000	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 2-Nov-2023

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
PGA2320IDW	DW	SOIC	16	40	506.98	12.7	4826	6.6

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated